A Low Ripple Pulsed Phased Back Power Supply
نویسندگان
چکیده
منابع مشابه
A High Regulated Low Ripple DC Power Supply Based on LC Filter and IGBT
Received Jun 26, 2012 Revised Dec 10, 2012 Accepted Jan 16, 2013 Filaments operating at a high temperature region would require ripple free current constant power source for their heating purposes. Introduction of ripple in the power supply would result in high power loss, aberrant, unpredictable temperature rise etc. High current ripple can also extenuate the life of electrolytic capacitors us...
متن کاملDesign of a MOSFET-Based Pulsed Power Supply for Electroporation
.....................................................................................................................................iii Acknowledgements ................................ ................................ ................................ ..................... iv Table of
متن کاملEmbedded power supply for low-power DSP
The use of dynamically adjustable power supplies as a method to lower power dissipation in DSP is analyzed. Power can be reduced substantially without sacrificing performance in fixed-throughput applications by slowing the clock and lowering supply voltage instead of idling when computational workload varies. This can yield a typical power savings of 30–50%. If latency can be tolerated, bufferi...
متن کاملAn Efficient Low Power Ripple Carry Adder for Ultra Applications
The main goal of this paper is to provide new low power solutions for very large scale integration. Designers especially focus on the reduction of the power dissipation which shows increasing growth with the scaling down of the technologies. In this paper various technologies at the different levels of the design process have been implemented to reduce the power dissipation at the circuit, arch...
متن کاملA Novel Low Power Pulsed Latch with Increased Reliability
The maturation in fabrication technologies of semiconductor integrated circuits results in rapidly shrinking technology node and aggressive scaling of voltage causes an increase in the probability of soft errors in advanced CMOS digital logic circuits. Many attempts to mitigate the soft errors ensue in significant cost penalties in terms of area, power and performance. The proposed method inten...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Nuclear Science
سال: 1967
ISSN: 0018-9499
DOI: 10.1109/tns.1967.4324609